|
Electronic System Design TTL & CMOS logic families, comparison of operational characteristics,static input-output characteristics, compatibility of logic families, TTL-CMOS interface requirements, derating of manufactures drive specifications, special & load considerations, increasing drive capability. TTL circuits Equivalent circuits, operation of two input TTL NAND gate. CMOS circuits, FET equivalent circuits , dynamic power dissipation, input protection, latchup. Noise margin of TTL & CMOS families. Transient currents, Transient internal switching currents in TTL & CMOS devices, transient load currents, inductance, inductance of device package pins, ground bounce, inductance of component power connections, technique for minimising inductance & transient current effects. Power distributions, component power connections, voltage drop across a plane, power supply to motherboard connections, decoupling capacitors, techniques for minimising transient current effects in power distribution systems. Design considerations for synchronous systems, synchronous design practices. Clock distributions, General considerations, clock distribution categories. Signal interconnections & signal quality. Signal interconnection categories, physical & electrical interconnections, miscellaneous interconnections. Signal response, dynamic loads, static loading limits crosstalks, transmission line effects. System timing. Device delays, circuit board interconnection delays, backpanel interconnection delays, unit to unit interconnection timing, examples of worst case timing analysis. Reset signals , recommended reset signal generator, reset signal distribution, reset signal phasing, loading & timing, reset signal generation & distribution techniques. Unused inputs, unused TTL & CMOS input, pullup resistors, additional sources of current-limited pullup or pulldown voltages, paralleling inputs Analogue precision circuits & low noise techniques. Precision versus dynamic range ,error budget, precision amplifier with automatic null offset, component errors, amplifier input & output errors Amplifier noise. Origin & kinds of noise, signal to noise ratio & noise figure, transistor amplifier voltage & current noise, low noise design with transistors, FET noise, selecting low noise transistors, noise in differential & feedback amplifiers, noise measurements and sources. Measurements without and with noise source, noise and signal sources, interference, signal grounds, grounding between instruments Industrial Automation Process Models. Static models, Dynamic models, Step response methods-Two parameter model, three parameter model, four parameter model, Models for oscillatory systems Methods of moments. Disturbance models-measuring noise characteristics Controller Principles Process characteristics -process equations, process loads, process lag, self regulation, Control system parameters - error, variable range, control parameter range, control lag, dead time , cycling Controller modes: Discontinuous-two position, multi- position, floating control Continuous - proportional, integral, derivative & composite modes Control paradigms: cascade control, feed forward network, Neural networks- basic concepts(neuron) feed forward network, learning & applications), Fuzzy control(elements of fuzzy logic, fuzzy controller fuzzy inference, defuzzification) Tuning of Controllers Criteria for controller tuning - Specified decay ratio, minimum integral of absolute error ( IAE ) minimum integral of time and absolute error( ITAE ) Closed loop response methods - ultimate method, damped oscillation method Process reaction curve ad open loop tuning. Programmable Logic Controllers ISA logic symbols, Ladder diagrams, Relay sequencers, Programmable controllers- functional diagram, operation, programming. Elective 1 : Data Communication Introduction Concepts & terminology. Transmission media Transmission impairments. Voice digitisation PCM , speech redundancies & vocoders. Digital Data Communication Techniques Synchronous transmissions, error detection techniques, interfacing. Data Link Control Line configuration, flow control, error control, data link protocols. Multiplexing Frequency division multiplexing, synchronous TDM, statistical TDM. Digital switching Space division switching, time division switching & two dimensional switching. Communication Networks Circuit switching, Digital PBX, control signalling, Packet switching: principles, virtual circuits & datagram routing, traffic control, X.25. Elective 2 : Microcomputer System Design. The Pentium processor Functional units of Pentium processor, overview of cache operation and cache types. Pentium cache overview. Pentium signals interface, address bus, data bus, misaligned transfers communication with 8, 16, 32, 64 bit devices, bus control signals, bus master signals, system test & initialisation. system management tools, reliability & error reporting. Code cache & instruction Pipeline, introduction to the prefetcher, Instruction branch prediction, code cache organisation and operation, the floating point pipeline . The data cache burst bus cycle. Introduction to internal data cache, bus cycle state machine, anatomy of write hit & miss , inquire cycles. bus overview, burst cycles, single transfer bus cyclepipelined & non pipelined, special cycles. Interrupt acknowledge bus cycle, bus cycle state machine, bus & bus state transition. PCI Bus Local bus concept, introduction to PCI bus operation, introduction to reflected wave switching, PCI bus functional signal groups. PCI bus arbitration, arbiter, arbitration algorithms, hidden bus arbitration, example of arbitration between 2 masters, bus access latency, PCI read & write transfers, PCI I/O addressing, Interrupt acknowledge, interrupt routing, interrupt chaining. Peripheral bus interface IDE interface, timing specifications, IDE protocol, model of an IDE disk drive. SCSI bus ,SCSI hardware, SCSI bus protocol. Operating system Introduction to operating systems, conceptual view of Microsoft Windows NT, Windows NT models-client server, object, Windows NT structure overview. |
|